Cell renaming for gate level netlist simulation#24
Cell renaming for gate level netlist simulation#24VJSchneid wants to merge 2 commits intogoogle:mainfrom
Conversation
…n sequential cells
|
Thanks for your pull request! It looks like this may be your first contribution to a Google open source project. Before we can look at your pull request, you'll need to sign a Contributor License Agreement (CLA). View this failed invocation of the CLA check for more information. For the most up to date status, view the checks section at the bottom of the pull request. |
|
CLA is signed now. A rerun should fix the failed CI. |
|
@VJSchneid : This repository is no longer being maintained. The PDK is being maintained here: https://github.com/fossi-foundation/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0. I believe that most issues that were caused by renaming everything from the original PDK to create the open PDK have already been resolved. Those issues that have not been resolved are taken care of by open_pdks, although those patches do need to be applied back to the repository. |
|
@RTimothyEdwards Thanks for pointing that out! I just briefly checked the files the repository you pointed out and it seems as if the naming issue persists there. Should I apply my fix there or is there a better way of merging it with open_pdks? |
|
Go ahead and move the PR to the fossi-foundation repository, so that I can do a pull and check what effect it has on the open_pdks build, and what (if any) custom fixes from open_pdks can be eliminated. Open_pdks has all these custom patches because I couldn't get anything merged back into the Google repository, and then Google stopped maintaining it. Now that I have it under FOSSi Foundation ownership, I can apply those patches back to the upstream repository, finally, but I have not gotten around to doing it yet. I am not sure what is the use of adding |
Hi all,
This PR (tries to) improve gate-level netlist simulation in two ways:
_funcsuffix to all functional verilog models, because they are referenced in the behavioral model that way. A functional simulation should still be possible with the normal naming scheme by using the behavioral verilog files and definingFUNCTIONAL.modelsdirectory. However the naming of those primitves didn't match, which should be corrected now.For me these where some issues that had to be fixed before a gate-level netlist was working. I tested my setup with an SDF-annoted simulation in Synopsys VCS. I assume that other tools should also work fine with these changes.
The following commands have been used for renaming:
A similar PR for the 7-Track library is following soon ;)