Skip to content

Add an interface for deciding to use sram stub #122

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
joyliu37 wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Add an interface for deciding to use sram stub #122

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions lake/top/lake_top.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -31,7 +31,7 @@ def __init__(self,
interconnect_output_ports=2,
mem_input_ports=1,
mem_output_ports=1,
use_sram_stub=True,
use_sram_stub=False,
sram_macro_info=SRAMMacroInfo("tsmc_name"),
read_delay=1, # Cycle delay in read (SRAM vs Register File)
rw_same_cycle=False, # Does the memory allow r+w in same cycle?
Expand Down Expand Up @@ -113,7 +113,7 @@ def __init__(self,
MTB.set_memory_interface(name_prefix=name_prefix,
mem_params=memory_params,
ports=tsmc_mem,
sim_macro_n=not self.use_sram_stub,
sim_macro_n=self.use_sram_stub,
tech_map=tech_map)

# Now add the controllers in...
Expand Down
6 changes: 6 additions & 0 deletions lake/utils/wrapper.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -105,6 +105,11 @@ def error(usage):
help="use dual port sram",
default=False)

parser.add_argument("-stub",
action='store_true',
help="use sram stub for clockwork verilator simulation",
default=True)

parser.add_argument("-v",
action='store_true',
help='Generate main verilog')
Expand Down Expand Up @@ -156,6 +161,7 @@ def error(usage):
lake_kwargs['mem_depth'] = args.d
lake_kwargs['rw_same_cycle'] = args.dp
lake_kwargs['input_iterator_support'] = args.ii
lake_kwargs['use_sram_stub'] = args.stub
lake_kwargs['output_iterator_support'] = args.oi
lake_kwargs['read_delay'] = args.rd
lake_kwargs['name'] = args.vmn
Expand Down