Implemented a UART transmitter-receiver and a 7-segment controller in Verilog. Simulation results and schematic diagrams are also included.
This assignment was part of Digital Hardware Systems I course (Aristotle University of Thessaloniki, 2022-2023)