Skip to content

MinhTran0911/Simple_CPU_DE10

BranchesTags

About

Simple Central Processing Unit (CPU) Design using Terasic DE-10 Standard FPGA

Topics

cpu fpga systemverilog hdl modelsim quartus-prime cyclone-v hardware-description-language altera-fpga terasic-de10-standard
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

 
 
 

Contributors

Languages