Skip to content

IceSugarPro (Lattice ECP5-25) broken since recent commit 0bc25944692d508a44878005ca5f292f5a7f9180 #634

@robinsonb5

Description

@robinsonb5

The recent commit 0bc2594 has broken the ability of openFPGALoader to program the icesugarpro FPGA board with Lattice ECP5-25. It goes through the motions of programming, but shows an error message afterwards, and the FPGA doesn't start.

Prior to this commit it was working fine.

The board has a CMSIS-DAP programmer built in, which isn't automatically recognised by openFPGALoader but can be used if the USB vendor and product IDs are specified.

I'm attempting to configure the SRAM in the FPGA with the following command:

~/FPGA/openFPGALoader/openFPGALoader --verbose-level=2 -c cmsisdap --vid 0x1d50 --pid 0x602b impl1/tg68test_impl1.bit

The debug-verbose output is as follows:

empty
Cable VID overridden
Cable PID overridden
Found 1 compatible device:
0x1d50 0x602b 0x3 DAPLink CMSIS-DAP
VID: 1d50
PID: 602b
serial number : 0710000100420043380000184e514b43a5a5a5a597969908
firmware version : 0255
hardware capabilities : 13
SWO trace buffer size : NA
max packet cnt : 04
max packet size : 64
Hardware cap 00 01 13
Raw IDCODE:

  • 0 -> 0x41111043
  • 1 -> 0xffffffff
    Fetched TDI, end-of-chain
    found 1 devices
    index 0:
    idcode 0x41111043
    manufacturer lattice
    family ECP5
    model LFE5U-25
    irlength 8
    File type : bit
    Open file: DONE
    b3bdffff
    Parse file: DONE
    bitstream header infos
    Architecture: sa5p00
    Bits: 4476704
    Bitstream CRC: 0x6C7C
    Bitstream Status: Final Version 10.27
    Cols: 592
    Date: Tue Mar 3 17:43:40 2026
    Design name: tg68test_impl1.ncd
    Part: LFE5U-25F-6CABGA256
    Readback: Off
    Rows: 7562
    Security: Off
    Version: Diamond (64-bit) 3.11.0.396.4
    idcode: 41111043
    IDCode : 41111043
    displayReadReg
    Config Target Selection : 0
    BSE Error Code
    Abort ERR
    Enable configuration: DONE
    SRAM erase: DONE
    Loading: [==================================================] 100.00%
    Fail
    displayReadReg
    Config Target Selection : 0
    JTAG Active
    ISC Enable
    Write Enable
    Read Enable
    BSE Error Code
    Abort ERR
    Error: Failed to program FPGA: std::exception

I have an icepi-zero and a ULX3S which I can test with, too, if it will help.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions