Skip to content

Commit 76ad73a

Browse files
authored
Merge pull request #11 from meiniKi/dev
RVC in block diagram, adapt area tracking
2 parents 7c96dc2 + 8306f7a commit 76ad73a

8 files changed

Lines changed: 1013 additions & 1602 deletions

File tree

.github/workflows/track_area.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,7 @@ jobs:
1818
- name: oss-cad-suite
1919
uses: YosysHQ/setup-oss-cad-suite@v4
2020
with:
21-
version: '2025-07-30'
21+
version: '2025-03-26'
2222

2323
- uses: actions/setup-python@v6
2424
with:

Makefile

Lines changed: 1 addition & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -328,13 +328,10 @@ _track.sizes.impl.%:
328328
$(eval CONF=$(word 3,$(subst -, ,$*)))
329329
$(eval RF=$(word 4,$(subst -, ,$*)))
330330
$(eval RVC=$(word 5,$(subst -, ,$*)))
331-
fusesoc run --target=$(ARCH)_ref --build --work-root=$(WORK_DIR_CORE)/$* fazyrv --CHUNKSIZE=$(CHUNKSIZE) --CONF=$(CONF) --RFTYPE=$(RF) --RVC=$(RVC)
332-
$(PYTHON) $(SCRIPT)/reporting.py $(ARCH) $(WORK_DIR_CORE)/$* -o $(SUMMARY_DIR_CORE)/$*.json
333-
$(PYTHON) $(SCRIPT)/summary.py $(SUMMARY_DIR_CORE) -o $(SUMMARY_DIR_CORE)/core_ice40.md
334331
make report.soc.$(ARCH)-$(CHUNKSIZE)-$(CONF)-$(RF)-$(RVC)
335332

336333
track.sizes: $(addprefix _track.sizes.impl.ice40-, $(PLOT_PARAMS))
337-
$(PYTHON) $(SCRIPT)/plot_track_sizes.py ice40 $(SUMMARY_DIR_CORE) $(SUMMARY_DIR_SOC) --svg ./doc/area.svg --ascii ./doc/area.txt --commit_hash $(COMMIT)
334+
$(PYTHON) $(SCRIPT)/plot_track_sizes.py ice40 $(SUMMARY_DIR_SOC) --svg ./doc/area.svg --ascii ./doc/area.txt --commit_hash $(COMMIT)
338335

339336
clean:
340337
rm -vrf $(WORK_DIR_MAIN)

README.md

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
<img align="right" src="doc/logos/fazyrv.svg" alt="Spacing" width="18%" height="18%">
1+
<img align="right" src="doc/logos/fazyrv.svg" alt="Spacing" width="16%" height="16%">
22

33
# FazyRV -- A Scalable RISC-V Core
44

@@ -34,10 +34,10 @@ FazyRV is a minimal-area RISC-V RV32 core with inherent scalability. The data pa
3434

3535
### Area / Resource Demand
3636

37-
The plot below tracks the resource demand of the FazyRV core (left) and a minimal reference SoC (right) for an iCE40 architecture. Note that only a few variants are plotted for brevity.
37+
The plot below tracks the LUT demand and maximum frequency of a minimal FazyRV reference SoC (fsoc) for an iCE40 architecture. Note that only a few variants are plotted for brevity.
3838

3939
<p align="center">
40-
<img src="./doc/area.svg" alt="FazyRV and fsoc areas"/>
40+
<img src="./doc/area.svg" alt="fsoc areas"/>
4141
</p>
4242

4343
### Organization
@@ -48,7 +48,7 @@ FazyRV is contained in `rtl` and licensed under a permissive MIT license.
4848

4949
The data flow through the core can be outlined as follows:
5050
<p align="center">
51-
<img src="./doc/block.png" alt="block diagram" style="width:550px;"/>
51+
<img src="./doc/block.png" alt="block diagram" style="width:590px;"/>
5252
</p>
5353

5454

0 commit comments

Comments
 (0)