Skip to content
Build and Test

Verilog support improvements and the addition of RF generation #96

Sign in to view logs

Verilog support improvements and the addition of RF generation

Verilog support improvements and the addition of RF generation #96

Triggered via pull request January 26, 2026 15:09
@JoonariJoonari
synchronize #297
fugen-verilog-improvements
Status Success
Total duration 1h 21m 51s
Artifacts –

ci.yml

on: pull_request
build
1h 21m
build
Fit to window
Zoom out
Zoom in

Annotations

1 warning
build
Cache save failed.