AX7020 hardware proofs (parallel-bank, 1080p30, live Workloads) + v0.40-A UI and full claims propagation #394
MatthewHRockwellatomik-ci.yml
on: pull_request
Python Lint & Tests
45s
Verilog Simulation
52s
SDK Validation
45s
v3 RTL Lint
v3 RISC-V Compliance
Lean4 Proof Verification
Benchmark Suite
Synthesis & RTL Lint
Deploy Documentation
FPGA Hardware Validation
Annotations
3 warnings and 5 notices
|
SDK Validation
Node.js 20 is deprecated. The following actions target Node.js 20 but are being forced to run on Node.js 24: actions/checkout@v4, actions/setup-python@v5. For more information see: https://github.blog/changelog/2025-09-19-deprecation-of-node-20-on-github-actions-runners/
|
|
Python Lint & Tests
Node.js 20 is deprecated. The following actions target Node.js 20 but are being forced to run on Node.js 24: actions/checkout@v4, actions/setup-python@v5, codecov/codecov-action@v4. For more information see: https://github.blog/changelog/2025-09-19-deprecation-of-node-20-on-github-actions-runners/
|
|
Verilog Simulation
Node.js 20 is deprecated. The following actions target Node.js 20 but are being forced to run on Node.js 24: actions/checkout@v4. For more information see: https://github.blog/changelog/2025-09-19-deprecation-of-node-20-on-github-actions-runners/
|
|
Verilog Simulation
ASIC RTL lint clean (0 warnings)
|
|
Verilog Simulation
ASIC BIST + functional tests passed (10/10)
|
|
Verilog Simulation
Zynq co-processor tests passed (13/13)
|
|
Verilog Simulation
Zynq parallel bank tests passed (10/10)
|
|
Verilog Simulation
Zynq CDC tests passed (37/37)
|