Did you plan to used Force-riscv to generate random-instruction?

[MasterJerryZh]

Hi, as I known, force-riscv can generate random-instruction faster than riscv-dv because of its base on C++. Did you have a plan to used force-riscv to generate random-instruction in your dv env next up?